In this paper the Low Noise Amplifier (LNA) operating with a centre frequency of 1.5 GHz is designed using 0.25μm CMOS technology. The Designed FB-LNA uses a stagger-tuning technique. A current-reused architecture is employed to decrease the power consumption using an input common-gate stage, common-gate low- noise amplifier (CGLNA) exhibits a relatively high noise figure (NF) at low operating frequencies. The technique also enables a significant reduction in current consumption. Designed LNA can be used for narrow band receiver applications.
[1]
H. Knapp, D. Zoschg, T. Meister, K. Aufinger, S. Boguth, and L. Treitinger,“15 GHz Narrowband amplifier with 2.8 dB noise figure in SiGe bipolar technology,” in Proc. IEEE Radio Freq. Integr. Circuits Symp., June 2003, pp. 287–290.
[2]
S. Andersson, C. Svensson, and O. Drugge, “Narrowband LNA for a multistandard wireless receiver in 0.18 um process,” in Proc. Eur. Solid-State Circuits Conf., Sept. 2003, pp. 655–658.
[3]
R. Gharpurey, “A broadband low-noise front- end amplifier for ultra Narrowband in 0.13 m CMOS,” in Proc. IEEE Custom Integr. Circuits Conf., Oct. 2004, pp. 605–608.
[4]
C.-W. Kim, M.-S. Kang, P. T. Anh, H.-T. Kim, and S.-G. Lee,“An ultra-Narrowband CMOS low noise amplifier for 3–5-GHz UWB system,” IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 544–547, Feb. 2005.
[5]
R.-C. Liu, C.-S. Lin, K.-L. Deng, and H. Wang, “A 0.5–14 GHz 10.6dB CMOS cascode distributed amplifier,” in VLSI Circuits Symp. Tech. Dig., Jun. 2003, pp. 139–140.
[6]
F. Zhang and P. Kinget, “Low power programmable-gain CMOS distributed LNA for ultra-Narrowband applications,” in VLSI Circuits Symp.Tech. Dig., Jun. 2005, pp. 78–81.
[7]
Y. Lu, K. S. Yeo, J. G. Ma, M. A. Do, and Z. Lu, “A novel CMOS low-noise amplifier design for 3.1–10.6 GHz ultra-Narrowband wireless receivers,” IEEE Trans. Circuit Syst. I, Fund. Theory Appl., vol.53, no.8, pp. 1683–1692, Aug. 2006.
[8]
F. Bruccoleri, E. A. M. Klumperink, and B. Nauta, arrow-band CMOS low-noise amplifier exploiting thermal noise canceling,” IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 275–282, Feb. 2004.
[9]
Hsieh H H, Lu L H. Design of ultra-low-voltage RF frontends with complementary current- reused architectures. IEEE Trans Microw Theory Tech, 2007, 55(7): 1445
[10]
Wang T, Chen H C, Chiu H W, et al. Micromachined CMOS LNA and VCO by CMOS compatible ICP deep trench technology. IEEE Trans Microw Theory Tech, 2006, 54(2): 580
[11]
Yanjie W, Iniewski K. A 4.7–10.5-GHz ultra-wideband CMOS LNA using inductive inter-stage bandwidth enhancement technique. IEEE International Midwest Symposium on Circuits and Systems, 2006: 215
[12]
Lu Y, Yeo K S, Cabuk A, et al. A novel CMOS low-noise amplifier design for 3.1-to-10.6-GHz ultra-wide-band wireless receivers. IEEE Trans Circuits Syst I: Regular Papers, 2006, 53(8): 1683
